

1/10




FIG. 1

2/10

FIG. 2

DEVICE(S)			SYNTHESIZED PERFORMANCE * SPECIFICATION(S)
DEVICE #	DEVICE VARIABLE(S)	DEVICE CONSTANTS(S)	
D1 (INPUT TRANSISTOR)	LENGTH & WIDTH	AREA	GAIN (G)
D2 (INPUT TRANSISTOR)	"	"	
D3 (INPUT TRANSISTOR)	"	"	
D4 (RESISTOR)	RESISTANCE	LENGTH & WIDTH	SLEW RATE (SR)
D5 (CAPACITOR)	CAPACITANCE	"	
D6 (RESISTOR)		"	UNITY GAIN FREQ (UGF)
D7 (CAPACITOR)		"	
D8 (RESISTOR)	RESISTANCE		INPUT OFFSET (IO)
			PHASE MARGIN (PM)

A

TO FROM A-A

TO FROM A-A

				A
D9 (RESISTOR)	"			SETTLING TIME (ST)
D10 (RESISTOR)	"			POWER (USAGE) (P)
D11 (OUTPUT TRANSISTOR)	LENGTH & WIDTH	AREA		ESTIMATED TOTAL AREA (ETA)
D12 (OUTPUT TRANSISTOR)	"	AREA		

\* PERFORMANCE SPECIFICATIONS TO BE COMPARED  
TO CIRCUIT PERFORMANCES DETERMINED BY A  
CIRCUIT SYNTHESIZER

FIG. 2

FIG. 3



4/10

SYNTHESIZED  
DESIGN POPULATION

12

DESIGN POINT	CIRCUIT TOPOLOGY	PERFORMANCE(S)	ORIGINAL COST	DOMINATION COST	TRADEOFF COST	RELATIVE EFFICIENCY
DPI	$T_{DPI}$	$G_P-DPI$ $SR_P-DPI$ $\vdots$ $ETAP-DPI$	$OC_{DPI}$	$DC_{DPI}$	$TC_{DPI}$	$RE_{DPI}$
DP5	$T_{DP5}$	$G_P-DP5$ $SR_P-DP5$ $\vdots$ $ETAP-DP5$	$OC_{DP5}$	$DC_{DP5}$	$TC_{DP5}$	$RE_{DP5}$
DP7	$T_{DP7}$	$G_P-DP7$ $SR_P-DP7$ $\vdots$ $ETAP-DP7$	$OC_{DP7}$	$DC_{DP7}$	$TC_{DP7}$	$RE_{DP7}$
$\vdots$			$\vdots$			$\vdots$
DPX	$T_{DPX}$	$G_P-DPX$ $SR_P-DPX$ $\vdots$ $ETAP-DPX$	$OC_{DPX}$	$DC_{DPX}$	$TC_{DPX}$	$RE_{DPX}$

5/10



6/10





FIG. 6

7/10




⊙ = DESIGN POINTS WITH LOWEST  
TRADEOFF COST

○ = NEW DESIGN POINTS GENERATED FROM  
DESIGN POINTS WITH LOWEST  
TRADEOFF COSTS

FIG. 7

8/10

LAYOUT PERFORMANCE SPECIFICATIONS *	
GAIN (G)	
SLEW RATE (SR)	
UNITY GAIN FREQ. (UGF)	
INPUT OFFSET (IO)	
PHASE MARGIN (PM)	
SETTLING TIME (ST)	
POWER (USAGE) (P)	
ACTUAL TOTAL AREA (ATA)	
YIELD ESTIMATE (YE)	
DESIGN RULE COMPLIANCE (DRC)	



\* PERFORMANCE SPECIFICATIONS TO BE COMPARED  
TO CIRCUIT PERFORMANCES DETERMINED BY A  
CIRCUIT SIMULATOR.


FIG. 8

LAYOUT  
DESIGN POPULATION

16

LAYOUT DESIGN POINT	CIRCUIT LAYOUT	PERFORMANCE(S)	ORIGINAL COST	DOMINATION COST	TRADEOFF COST	RELATIVE EFFICIENCY
LDPI	$L_{LDPI}$	$G_P-LDPI$ $SR_P-LDPI$ $\vdots$ $DRC_P-LDPI$	$OC_{LDPI}$	$DC_{LDPI}$	$TC_{LDPI}$	$RE_{LDPI}$
LDP5	$L_{LDP5}$	$G_P-LDP5$ $SR_P-LDP5$ $\vdots$ $DRC_P-LDP5$	$OC_{LDP5}$	$DC_{LDP5}$	$TC_{LDP5}$	$RE_{LDP5}$
LDP7	$L_{LDP7}$	$G_P-LDP7$ $SR_P-LDP7$ $\vdots$ $DRC_P-LDP7$	$OC_{LDP7}$	$DC_{LDP7}$	$TC_{LDP7}$	$RE_{LDP7}$
$\vdots$			$\vdots$			$\vdots$
LDPX	$L_{LDPX}$	$G_P-LDPX$ $SR_P-LDPX$ $\vdots$ $DRC_P-LDPX$	$OC_{LDPX}$	$DC_{LDPX}$	$TC_{LDPX}$	$RE_{LDPX}$

FIG. 9



- ⊙ = LAYOUT DESIGN POINT GENERATED FROM DESIGN POINTS WITH LOWEST TRADEOFF COST
- = NEW LAYOUT DESIGN POINT GENERATED FROM LAYOUT DESIGN POINTS GENERATED FROM DESIGN POINTS WITH LOWEST TRADEOFF COSTS

FIG. 10